

32-Channel $\pm 40V$ Liquid Crystal Display Row Driver

Ordering Information

Device	Package Options			
	44-J Lead Quad Plastic Chip Carrier	44 -J Lead Quad Ceramic Chip Carrier	44-Lead Quad Plastic Gullwing	Die
HV6008	HV6008PJ	HV6008DJ	HV6008PG	HV6008X

Features

- Symmetrical $\pm 40V$ output swing
- Active return to GND
- 15mA peak source/sink/GND current per channel
- +5V control logic
- Special shift register with clear
- Phase shift control
- Output enable
- Data out enable
- 1MHz shift register
- Surface mount package available

General Description

Not recommended for new designs.

The HV60 is a 32-channel liquid crystal display driver with 3-state DMOS outputs. Each output can be set to +40V, -40V, or GND. A symmetric waveform can be applied to a capacitive load using the phase shift feature of the HV60.

The HV60 consists of a 32-bit shift register with Clear, Enable, and Phase Shift logic, and 32 high voltage output buffers. With the Enable pin held low, all outputs are placed in the return to zero (GND) state. When Enable is high, each output reflects the data in its shift register bit. All outputs with a logic "0" in their shift register will be in the return to zero state. Outputs with a logic "1" in their shift register will reflect the state of the phase shift pin. These outputs will be switched to V_{PP} when phase shift is high and V_{NN} when phase shift is logic "0".

Additional functions provided are Shift Register Clear and Data Out. All bits of the shift register are changed to logic "0" when Clear is pulled low. With Clear at a logic "1", normal shift register operation proceeds. The data output reflects the status of the 32nd shift register stage.

Absolute Maximum Ratings

Supply voltage, V_{DD1} ¹	-6V
Supply voltage, V_{DD2} ¹	+6V
Supply voltage, V_{PP} ^{1,2}	+42V
Supply voltage, V_{NN} ^{1,2}	-42V
Logic input levels ¹	$V_{DD1} - 0.3V$ to $V_{DD2} + 0.3V$
Ground current ²	700mA
Continuous total power dissipation ³	1W
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +150°C

Notes:

1. All voltages are referenced to GND.
2. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient derate linearly to 85°C at 16.7mW/°C.

02/96/022

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: <http://www.supertex.com>. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter	Min	Typ	Max	Units	Conditions
$I_{DD1,2}$	V_{DD} supply current	V_{DD1}		500	μA	$V_I = 4\text{V}, V_{DD1} = -6\text{V}$
		V_{DD2}				$V_I = 4\text{V}, V_{DD2} = +6\text{V}$
V_{IH}	Logic input high	+2		V_{DD2}	V	$V_{DD1} = -4.5\text{V},$
V_{IL}	Logic input low	V_{DD1}		-2	V	$V_{DD2} = +4.5\text{V}$
V_{OH}	Logic output high	+2			V	$V_{DD1} = -4.5\text{V}$
V_{OL}	Logic output low			-2	V	$V_{DD2} = +4.5\text{V}$
						$I_{OH} = -15\mu\text{A}$ $I_{OL} = 250\mu\text{A}$
I_{IH}	High-level logic input current			+3	μA	$V_I = V_{DD}, V_{DD1,2} = \text{max}$
I_{IL}	Low-level logic input current			-50	μA	$V_I = 0\text{V}, V_{DD1,2} = \text{max}$
I_{PP}	High voltage supply current			+1	mA	Static, no load
I_{NN}	High voltage supply current			-1	mA	Static, no load
V_{OH}	Output voltage high	+39			V	$V_{PP}, V_{NN} = \pm 40$ No load
V_{CL}	Output voltage clamp	-20		+20	mV	
V_{OL}	Output voltage low			-39	V	
Z_{OH}	Output switch impedance high		1000		Ω	$V_{PP}, V_{NN} = \pm 40$ $I_O = \pm 15\text{mA}$
Z_{CL}	Output switch impedance clamp		500			
Z_{OL}	Output switch impedance low		700			
I_O	DC output current	Output H or L		5	mA	1 output only
		Data out H or L		150	μA	

AC Characteristics

Symbol	Parameter	Min	Typ	Max	Units	Conditions
t_{WH}	Width of high data pulse	500			ns	
t_{WL}	Width of low data pulse	500			ns	
t_{SU}	Data set-up time before clock falls	25			ns	
t_H	Data hold time after clock falls	10			ns	
	Phase shift duty cycle		50		%	

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
V_{DD1}	Logic supply voltage	-4		-6	V
V_{DD2}	Logic supply voltage	+4		+6	V
V_{PP}	High voltage supply	+10		+40	V
V_{NN}	High voltage supply	-10		-40	V
V_{IH}	High-level input voltage	+2V		V_{DD2}	V
V_{IL}	Low-level input voltage	-2V		V_{DD1}	V
$I_{O\text{Pk}}$	Peak output current (any state)			± 80	mA
T_A	Operating free-air temperature	-40		+70	$^{\circ}\text{C}$
f_{DIN}	Input data rate			1	MHz
f_{PS}	Phase shift rate			20	KHz


Note:

Power-up sequence should be the following:


1. Connect ground.
2. Apply V_{DD} .
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP} and V_{NN} .

Power-down sequence should be the reverse of the above.

Switching Waveform



Functional Block Diagram



Function Table

Function	Inputs					Outputs		
	Data In	CLK	CLR	Enable	Phase Shift	Shift Reg 1 2...32	HV Outputs 1 2...32	Data Out
CLR Reg	X	X	H	X	X	ALL L	ALL GND	L
All output GND	X	X	X	L	X	* *...*	ALL GND	*
Load S/R	H or L	↓	L	L	X	H or L *...*	ALL GND	*
Output State	X	H or L	L	H	X	L L...L	GND GND...GND	*
					H	H H...H	V _{PP} V _{PP} ...V _{PP}	*
					L	H H...H	V _{NN} V _{NN} ...V _{NN}	*


Notes:
 X = Irrelevant
 * = Dependent on previous stage's state before the last CLK
 ↓ = High to low transition
 H = High level
 L = Low level

Pin Configurations

44-Pin J-Lead

Pin	Function	Pin	Function
1	HV _{OUT} 16	23	V _{DD1}
2	HV _{OUT} 15	24	Enable
3	HV _{OUT} 14	25	V _{DD2}
4	HV _{OUT} 13	26	GND
5	HV _{OUT} 12	27	Data Out
6	HV _{OUT} 11	28	HV _{OUT} 32
7	HV _{OUT} 10	29	HV _{OUT} 31
8	V _{PP}	30	HV _{OU} 30
9	HV _{OUT} 9	31	HV _{OUT} 29
10	HV _{OUT} 8	32	HV _{OUT} 28
11	HV _{OUT} 7	33	HV _{OUT} 27
12	HV _{OUT} 6	34	HV _{OUT} 26
13	HV _{OUT} 5	35	HV _{OUT} 25
14	HV _{OUT} 4	36	HV _{OUT} 24
15	HV _{OUT} 3	37	V _{NN}
16	HV _{OUT} 2	38	HV _{OUT} 23
17	HV _{OUT} 1	39	HV _{OUT} 22
18	Data In	40	HV _{OUT} 21
19	GND	41	HV _{OUT} 20
20	Phase Shift	42	HV _{OUT} 19
21	Clock	43	HV _{OUT} 18
22	Clear	44	HV _{OUT} 17


Package Outlines



top view
44-pin J Lead Package

44-Pin Quad Palstic Package

Pin	Function	Pin	Function
1	HV _{OUT} 21	23	Data In
2	HV _{OUT} 20	24	GND
3	HV _{OUT} 19	25	Phase Shift
4	HV _{OUT} 18	26	Clock
5	HV _{OUT} 17	27	Clear
6	HV _{OUT} 16	28	V _{DD1}
7	HV _{OUT} 15	29	Enable
8	HV _{OUT} 14	30	V _{DD2}
9	HV _{OUT} 13	31	GND
10	HV _{OUT} 12	32	Data Out
11	HV _{OUT} 11	33	HV _{OUT} 32
12	HV _{OUT} 10	34	HV _{OUT} 31
13	V _{PP}	35	HV _{OUT} 30
14	HV _{OUT} 9	36	HV _{OUT} 29
15	HV _{OUT} 8	37	HV _{OUT} 28
16	HV _{OUT} 7	38	HV _{OUT} 27
17	HV _{OUT} 6	39	HV _{OUT} 26
18	HV _{OUT} 5	40	HV _{OUT} 25
19	HV _{OUT} 4	41	HV _{OUT} 24
20	HV _{OUT} 3	42	V _{NN}
21	HV _{OUT} 2	43	HV _{OUT} 23
22	HV _{OUT} 1	44	HV _{OUT} 22



top view
44-pin Quad Plastic Gullwing Package